



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

Am

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/714,804	11/16/2000	Richard Shann	S1022/8572	3979

7590 06/06/2005
James H Morris
Wolf Greenfield & Sacks PC
600 Atlantic Avenue
Boston, MA 02210

EXAMINER

ROMANO, JOHN J

ART UNIT PAPER NUMBER

2192

DATE MAILED: 06/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/714,804

Applicant(s)

SHANN ET AL.

Examiner

John J. Romano

Art Unit

2192

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 February 2005.
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
5) ☐ Claim(s) _____ is/are allowed.
6) ☒ Claim(s) 1-8 is/are rejected.
7) ☐ Claim(s) _____ is/are objected to.
8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

RD

DETAILED ACTION

Remarks

1. Applicant's arguments received February 10th, 2005, responding to the October 08th, 2004, Office action provided in the rejections of claims 1-8. Claims 1-8 remain pending in this application and which have been fully considered by the examiner.

Examiner has addressed and acknowledged the priority document as now indicated under item 12, in the Office Action Summary.

Examiner notes that the objection to claim 8 is withdrawn according to Applicants correction. Likewise, the rejection to claim 6 is withdrawn.

Applicant arguing for the claims being patentable over *Hadjiyiannis* (see pages 5-7 of the amendment and response) primarily based on assertions on page 5, where applicant primarily contends that claims 1, 2, 5 and 6 are not anticipated by *Hadjiyiannis*, as *Hadjiyiannis* does not descriptor file, are not persuasive, as will be addressed under Prior Art's Arguments – Rejections section at item 2 below. Accordingly, rejection of the claims over prior art in the previous Office action is maintained and **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Prior Art's Arguments – Rejections

2. Applicant's arguments filed February 10th, 2005, in particular on pages 5-7, have been fully considered but they are not persuasive. For example,

(1) As to Claims 1, 2, 5 and 6, Applicant contends that *Hadjiyiannis* does not disclose a descriptor file, as the instance application has recited and/or indicated in Claim 1, which examiner strongly disagrees. However, while Applicants recognized that *Hadjiyiannis* uses ISDL to describe a machine (See page 5, third paragraph, of the response), Applicant, then concluded that *Hadjiyiannis* is wholly different from the descriptor file as recited in Claim 1, and which examiner disagrees. As to previous Office Action, (Page 3), examiner pointed out that *Hadjiyiannis* discloses a machine description language, (E.g., see Fig. 1 & Section 1, Paragraph C, line 1-9) furthermore, clearly stating that a machine description includes an instruction set specification; which is the equivalent to Applicant's claimed "...containing information descriptive of the instruction set of said target microprocessor..." as claimed. Although *Hadjiyiannis* does not expressly state file, it is inherent in his teaching of a program corresponding to the instruction set specification, wherein a program and a file are simply a block of data. (E.g., see Section 1, Paragraph C, line 1-5). Moreover, examiner asserts that the

Art Unit: 2192

machine description language supports the automatic generation of an assembler as stated in Section 1, Paragraph C), thus the teaching does suggest a system for generating an assembler. Accordingly, claims 1, 2, 5 and 6 are not patentable over *Hadjiyiannis* for at least the reasons discussed above.

(2) As to claims 2-4, the examiner reasserts the rejections as indicated in the rejection section below.

(3) As to claim 5, wherein Applicant restates the argument of claim 1, the examiner reasserts the rejection as disclosed above in connection with claim 1. Thus *Hadjiyiannis* does suggest providing a descriptor file containing information descriptive of the instruction set of said target microprocessor.

(4) As to claim 6, the examiner reasserts the rejection of the previous Office Action as disclosed below for completeness.

(5) As per claims 7 and 8, the examiner reasserts the rejections as discussed above in connection with claim 1, thereby reaffirming *Hadjiyiannis* to suggest capturing data from the instruction set of said target microprocessor thereby forming a descriptor file containing information descriptive of said instruction set. Accordingly, the combination of *Hadjiyiannis* and *Vos* teaches the claimed language of claims 7 and 8.

Claim Rejections

3. Claims 1-8, are pending claims, stand finally rejected in light of the additional clarifications provided and/or addressed at item 2 above, Prior Art's Arguments –

Art Unit: 2192

Rejections, as claims 1, 2, 5 and 6 are unpatentable over *Hadjiyiannis*. Claims 3, 4, 7 and 8 are unpatentable over *Hadjiyiannis* in view of *Vos*. The claim rejections from the previous office action of October 08th, 2004 are included corresponding to the pending claims.

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

1. Claims **1, 2, 5 and 6** are rejected under 35 U.S.C. 102(b) as being clearly anticipated by **Hadjiyiannis et al, "ISDL: An Instruction Set Description Language for Retargetability"**, (hereinafter **Hadjiyiannis**).

2. In regard to claim **1**, **Hadjiyiannis** discloses:

- "...a descriptor file containing information descriptive of the instruction set of said target microprocessor..." (E.g., see Fig. 1 & Section I, Paragraph C, lines 1-9), wherein the Architecture Synthesis System comprises the machine description including an instruction set specification and some architectural information.
- "...a translation device for translating assembly language into machine language as an output wherein the translation device comprises a fetching device for acquiring data from said descriptor file..." (E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-11), wherein the Architecture Synthesis System transmits the ISDL description to the compiler. The compiler outputs machine specific assembly code, which is translated to machine language via the automatic assembler generated by the

ISDL description. Thus, the translation device comprises the Architecture Synthesis System, the compiler, and the ISDL description. Furthermore, the compiler fetches the ISDL description from the Architecture Synthesis System.

- *"...a control device receiving said data from said fetching device and constraining the output of said translation device to conform to the architecture of said instruction set."* (E.g., see Fig. 1 & Section III, Paragraph 1, lines 5-7), wherein the compiler is the control device which receives fetches said data and constrains the data to produce code specific to the target processor or instruction set.

3. In regard to claim **2**, **Hadjiyiannis** discloses:

- *"...wherein the descriptor file further comprises syntax information for each instruction..."* (E.g., see Section III, Paragraph 4), wherein the six sections of the ISDL are listed and later further described along with their syntax definitions.
- *"...the translation device translated each instruction on the basis of said syntax information."* (E.g., see Section I, Paragraph C, lines 1-6), wherein the machine description contains the syntax information and the code generator produces code based on that information.

4. In regard to claim **5**, **Hadjiyiannis** discloses:

- - *"...providing a descriptor file containing information descriptive of the instruction set of said target microprocessor..."* (E.g., see Fig. 1 &

Section I, Paragraph C, lines 1-9), wherein the Architecture Synthesis System comprises the machine description including an instruction set specification and some architectural information.

- "...*translating assembly language instructions into machine language wherein the translation step comprises acquiring data from said descriptor file...*" (E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-11), wherein the Architecture Synthesis System transmits the ISDL description to the compiler. The compiler outputs machine specific assembly code, which is translated to machine language via the automatic assembler generated by the ISDL description. Thus, the translation device comprises the Architecture Synthesis System, the compiler, and the ISDL description. Furthermore, the compiler fetches the ISDL description from the Architecture Synthesis System.
- "...constraining the machine language to conform to the architecture of said instruction set."
- "...*constraining the machine language to conform to the architecture of said instruction set.*" (E.g., see Fig. 1 & Section III, Paragraph 2), wherein **Hadjiyiannis** teaches that "The compiler can therefore avoid generating invalid instructions by ensuring that each instruction meets these constraints".

5. In regard to claim **6**, **Hadjiyiannis** discloses a method as described in claim **5** above, and furthermore discloses:

- "...wherein the descriptor file further contains syntax information for each *[possible]* instruction of the instruction set..." (E.g., see Section III, Paragraph 4), wherein the six sections of the ISDL are listed and later further described along with their syntax definitions.
- "...and said translating step comprises transliterating each assembly language instruction using said syntax information." (E.g., see Section I, Paragraph C, lines 1-6), wherein the machine description contains the syntax information and the code generator produces code based on that information.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims **3, 4, 7 and 8** are rejected under 35 U.S.C. 103(a) as being unpatentable over **Hadjiyiannis** and further in view of **Vos**, GB 2,127,188 A.

8. In regard to claim **3**, **Hadjiyiannis** discloses the system of claim **1** discussed above. But **Hadjiyiannis** does not disclose expressly "*...and further comprising a data capture device having an input for accessing the instruction set of said target microprocessor and having an output, wherein said output comprises said descriptor file.*" However, **Vos** discloses:

- "...and further comprising a data capture device having an input for accessing the instruction set of said target microprocessor..." (E.g., see Fig. 1, blocks 2, 4 and 6 & Page 2, lines 8-11), wherein the prompter (data capture device) has an input form the interface requirements, which provides details including the instruction set of a target microprocessor.
- "...having an output, wherein said output comprises said descriptor file." (E.g., see Fig. 1, blocks 2, 4 and 6 & Page 2, lines 11-14), wherein the integration source file is the descriptor file.

Hadjiyiannis and **Vos** are analogous art because they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and adapts source code to such input and correspondingly outputs machine language. Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize **Vos'** data capture device in **Hadjiyiannis's** system of claim **1** as an alternate method to implement architectural specifications. The motivation for doing so would have been to have a simpler design for a particular system, where **Vos'** method may be more efficient than **Hadjiyiannis's** for a particular objective.

9. In regard to claim **4**, **Hadjiyiannis** discloses the system of claim **1** as described above. But **Hadjiyiannis** dose not disclose expressly "...a linker wherein the system has a data transfer device outputting selected data fetched from said descriptor file to

said linker, whereby said linker uses said output data to modify the translated output of said system.” However, **Vos** discloses:

- “...a linker wherein the system has a data transfer device outputting selected data fetched from said descriptor file to said linker...” (E.g., see Fig. 1, block 6, 8, 10, and 18 & Page 2, lines 8-14), wherein the processor fetches the data from the Integration Source File, (descriptor file), and transfers the selected data to the linker command file and configuration object file, which are provided as input to the linker.
- “...whereby said linker uses said output data to modify the translated output of said system.” (E.g., see Fig. 1 & Page 2, lines 21-27), wherein the linker uses the linker command file, configuration object file, and support library to modify the object code in accordance with the prototype processor system’s memory.

Hadjiyiannis and **Vos** are analogous art because they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and adapts source code to such input and correspondingly outputs machine language. Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize **Vos’** linker in **Hadjiyiannis’s** system of claim 1 as an alternate method to implement architectural specifications. The motivation for doing so would have been to have a design that may be more efficient for a particular objective.

10. In regard to claim 7, claim 7 is a method version of the previously disclosed claims 1, 2 and 3. **Hadjiyiannis** discloses the system of claims 1 and 2 as described

above, correspondingly meeting the limitations as applied to claim 7. But **Hadjiyiannis** does not disclose expressly the system of claim 3. However, **Vos** discloses the system of claim 3 as described above. Thus, the limitations in claim 7 are met as disclosed in the respective above claims.

11. In regard to claim 8, claim 8 is a method version of claim 1 with further limitations. **Hadjiyiannis** discloses the system of claim 1 as described above. But **Hadjiyiannis** does not disclose expressly “...*providing plural program modules, at least one of said modules having one or more instructions including external symbols, wherein external symbols have values which cannot be determined without reference to another program module...*”. Furthermore, **Hadjiyiannis** does not disclose expressly “...and further comprising binding external symbols to addresses using data selected from said descriptor file.” However, **Vos** discloses:

- “...*providing plural program modules, at least one of said modules having one or more instructions including external symbols, wherein external symbols have values which cannot be determined without reference to another program module...*” (E.g., see Fig. 1, blocks 10, 12, 14, 16, 18 and 20 & Page 2, lines 15-19), wherein the Pascal Object File has one or more instructions including external symbols, which are determined by reference to the support library.
- “...*and further comprising binding external symbols to addresses using data selected from said descriptor file.*” (E.g., see Fig. 1 & Page 2,

lines 2-15), wherein the generated Pascal code comprising symbols are binded to addresses of the processor system.

Hadjiyiannis and **Vos** are analogous art because they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and adapts source code to such input and correspondingly outputs machine language. Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize **Vos'** program modules and binding in **Hadjiyiannis's** system of claim 1 as an alternate method to implement architectural specifications. The motivation for doing so would have been to have a simpler design for a particular system, where **Vos'** method may be more efficient than **Hadjiyiannis's** for a particular objective.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Romano whose telephone number is (571) 272-3872. The examiner can normally be reached on 8-5:30, M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam can be reached on (571) 272-3695. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2192

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JJR

Chameli C. Das
CHAMELI C. DAS
PRIMARY EXAMINER
5/31/05